

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 08/07/2006

APPLICATION NO.	FIL	ING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/709,474	05/07/2004		Ryoichi Watanabe	JP920030057US1	3473
24241	7590 08/07/2006			EXAMINER	
IBM MICR			VAN, LUAN V		
INTELLECT		PERTY LAW	ART UNIT	PAPER NUMBER	
972 E			1753		
ESSEX JUN	CTION, V	T 05452			_

Please find below and/or attached an Office communication concerning this application or proceeding.

		\sim	_
	Application No.	Applicant(s)	
	10/709,474	WATANABE ET AL.	
Office Action Summary	Examiner	Art Unit	1
	Luan V. Van	1753	
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet	with the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may od will apply and will expire SIX (6) MO tute, cause the application to become	IICATION. a reply be timely filed ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 14	July 2006.		
2a)⊠ This action is FINAL . 2b)□ T	his action is non-final.		
3) Since this application is in condition for allow			
closed in accordance with the practice unde	er Ex parte Quayle, 1935 C.	D. 11, 453 O.G. 213.	
Disposition of Claims			
4) ☐ Claim(s) 1-11 is/are pending in the application 4a) Of the above claim(s) is/are withd 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-11 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	rawn from consideration.		
Application Papers			
9) The specification is objected to by the Exam 10) The drawing(s) filed on is/are: a) a Applicant may not request that any objection to to the Replacement drawing sheet(s) including the corr 11) The oath or declaration is objected to by the	ccepted or b) objected to he drawing(s) be held in abey rection is required if the drawir	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Bure * See the attached detailed Office action for a light service.	ents have been received. ents have been received in riority documents have bee eau (PCT Rule 17.2(a)).	Application No en received in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date	Paper N	v Summary (PTO-413) o(s)/Mail Date f Informal Patent Application (PTO-152) 	

Art Unit: 1753

DETAILED ACTION

Response to Amendment

Applicant's amendment of July 14, 2006 does not render the application allowable.

Status of Objections and Rejections

The objection to the claims has been withdrawn in view of Applicant's amendment.

All rejections from the previous office action are maintained.

New grounds of rejection under 35 U.S.C. 103(a) are necessitated by the amendments.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.

Art Unit: 1753

2. Ascertaining the differences between the prior art and the claims at issue.

3. Resolving the level of ordinary skill in the pertinent art.

4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 1-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over McPherson et al. in view of Miracky et al.

McPherson et al. teach a method of forming a printed circuit board, the method comprising the steps of: the providing a substrate comprising a seed layer 11 (Fig. 1) formed by electroless plating (column 3 lines 24-27); forming a masking layer 13 on said seed layer to provide first regions of exposed seed layer; forming a circuit pattern 15 on said first regions of exposed seed layer by electrolytic plating (column 3 lines 57-60); removing said masking layer to expose second regions of said seed layer (column 4 lines 3-4); and etching said exposed second regions of said seed layer with an etching liquid (column 3 lines 29-31).

McPherson et al. differ from the instant claim in that the reference does not explicitly disclose the flash etch temperature or that the etch rates are different.

However, it is conventionally known in the art that a metal etch rate is proportional to the etchant temperature. Miracky et al., for example, teach a "process for laser-assisted liquid phase etching of copper conductors which includes the use of a solution of sulfuric acid and hydrogen peroxide in contact with an integrated circuit substrate and the provision of a laser beam to select substrate areas having copper conductors to be etched" (see abstract). Miracky et al. further disclose that "chemical-etching conditions, especially temperature, as established in the workcell such that without laser irradiation, etching takes place slowly, if at all. It is desirable that the

Art Unit: 1753

solution be held at a relatively low temperature, e.g., in the range between about -5°C and 5°C, preferably at or below about 0°C. For example, the background etch rate for the 2%/1% solution is 1.1 um/hr at 0°C. (see Table I)" (column 4 lines 61-69).

Regarding claim 11, Miracky et al. test the etch rate over the temperature range 0°-90° C (see Table I, and column 9 lines 13-18).

Addressing claims 1-2 and 10-11, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have modified the method of McPherson et al. by etching copper at the temperature range of Miracky et al., because etching in the temperature range of Miracky et al. reduces the copper etch rate, thus minimizing the undesirable etching of the copper conductors. Further, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have expected the etch rate of the seed layer would be different than the etch rate of the circuit pattern, because the seed layer is deposited by electroless deposition while the circuit pattern is deposited by electroplating, thus the copper formed by the different processes would have different properties and would be expected to etch at a different rate. Regarding claim 10, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have expected the etch rate of the seed layer would be greater than the etch rate of the circuit pattern when using the temperature range of Miracky et al., because the seed layer and circuit pattern of McPherson et al. are deposited by the same methods as those of the instant invention, and thus the deposited copper would have the same etch properties as those of the instant invention.

Art Unit: 1753

Regarding claim 3, McPherson et al. teach the masking layer comprises photoresist (column 3 lines 34-35).

Regarding claim 4, McPherson et al. teach wherein said seed layer and said circuit pattern comprise copper (column 3 lines 57-60 and column 4 lines 55-57).

Regarding claim 5, McPherson et al. suggest that their process is suitable for constructing circuit lines and pins having uniform cross-section at a wide range of sizes that are less than 0.030 inches (column 2 lines 5-35). Miracky et al. disclose that a multichip substrate for integrated circuits typically have widths of 1-30 µm (column 2 lines 9-13). It would have been obvious to one having ordinary skill in the art at the time the invention was made to have formed the circuit pattern of McPherson et al. such that the distance between the confronting portions is proportional to the dimensions of the circuit lines, because it would enable the fabrication of a high density circuit device.

Regarding claim 6, McPherson et al. teach the seed layer and the circuit pattern are formed by copper plating (column 3 lines 57-60 and column 4 lines 55-59)

Regarding claim 7-8, McPherson et al. is silent to the composition of the flash etching liquid, suggesting that the etchant for copper is conventionally known. Miracky et al. teach the copper is etched in sulfuric acid and hydrogen peroxide (column 5 lines 29-48). It would have been obvious to one having ordinary skill in the art at the time the invention was made to have modified the method of McPherson et al. by using the etchant solution of Miracky et al., because the etch rate of copper in sulfuric acid/hydrogen peroxide is strongly dependent on temperature and thus the rate can be advantageously controlled (column 5 lines 15-20).

Art Unit: 1753

Regarding claim 9, the substrate is inherently dipped in an etching liquid, since the flash etch is performed in a liquid etched solution.

Response to Arguments

Applicant's arguments have been fully considered but they are not persuasive.

In the arguments presented on page 6 of the amendment, the applicant argues that one of ordinary skill in the art would have expected that modifying the method of Mcpherson by etching in the temperature range of Miracky would have provided the same low etch rate for both the copper seed layer and the copper circuit pattern. The examiner respectfully disagrees. As described above, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have expected the etch rate of the seed layer to be different than the etch rate of the circuit pattern, because the seed layer is deposited by electroless deposition while the circuit pattern is deposited by electroplating, thus the copper formed by the different processes would have different properties and would be expected to etch at a different rate. Regarding claim 10, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have expected the etch rate of the seed layer to be greater than the etch rate of the circuit pattern when using the temperature range of Miracky et al., because the seed layer and circuit pattern of McPherson et al. are deposited by the same methods as those of the instant invention, and thus the deposited copper would have the same etch properties as those of the instant invention.

Art Unit: 1753

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Luan V. Van whose telephone number is 571-272-8521. The examiner can normally be reached on M-F 9:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nam Nguyen can be reached on 571-272-1342. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 1753

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

LVV July 28, 2006

NAM NGUYEN
SUPERVISORY PATENT EXAMINER

Page 8

TECHNOLOGY CENTER 1700